ISA: Difference between revisions
From Rice Wiki
(Created page with "Category:Computer Architecture '''Instruction set architecture (ISA)''' = Stack = Zero address architecture, where operands are on stack inside CPU. It has the downside of being slow due to DRAM being slower than SRAM.") |
(→Stack) |
||
| Line 7: | Line 7: | ||
It has the downside of being slow due to DRAM being slower than SRAM. | It has the downside of being slow due to DRAM being slower than SRAM. | ||
= Accumulator = | |||
One operand is a register called accumulator, the other is from memory. Acc is always destination, so it is a one-address architecture. | |||
Revision as of 15:25, 20 May 2024
Instruction set architecture (ISA)
Stack
Zero address architecture, where operands are on stack inside CPU.
It has the downside of being slow due to DRAM being slower than SRAM.
Accumulator
One operand is a register called accumulator, the other is from memory. Acc is always destination, so it is a one-address architecture.
