ISA

From Rice Wiki
Revision as of 15:25, 20 May 2024 by Rice (talk | contribs) (→‎Stack)


Instruction set architecture (ISA)

Stack

Zero address architecture, where operands are on stack inside CPU.

It has the downside of being slow due to DRAM being slower than SRAM.

Accumulator

One operand is a register called accumulator, the other is from memory. Acc is always destination, so it is a one-address architecture.